Santa Clara, CA, USA, January 21, 2016: CST – Computer Simulation Technology (CST) and Wild River Technology (WRT) present first results of their cooperation, aimed to demonstrate the correlation of simulation and measurement for high speed digital design at DesignCon 2016, Booth # 627.

New technologies such as DDR 4 and in particular SerDes are pushing electronics to higher speeds.This has increased the need for 3D electromagnetic field simulation in the design process to identify and help avoid signal integrity (SI) and power integrity (PI) issues. To simulate devices accurately, design engineers working in this field require accurate broadband models for interconnects and transmission lines, which need to include effects such as conductor surface roughness and dispersion in dielectric materials. Being able to validate the results against benchmarks increases the engineer’s confidence in the simulation.

Engineers in leading companies in the electronics industry use the CST STUDIO SUITE® software package to analyze Signal and Power integrity. With mature time-domain and frequency-domain solvers, CST® simulation tools have a strong background in applications from classical microwave into the terahertz regime and are well suited to the challenges of high-speed digital design. Wild River Technology meanwhile markets products for high-speed signal integrity engineers who need to characterize high-speed digital systems very accurately. Through the cooperation of CST and WRT, simulations can now be verified against measurements using the CMP-28 Channel Modeling Platform. This is powerful tool for the development of high-speed systems, and includes a range of structures for benchmarking 3D EM simulations and verifying simulation and measurement methods.

“A strong correlation between measurement and simulation is absolutely critical to the successful use of the simulation tools,” said Dr. Klaus Krohne, Market Development Manager EDA, CST. “This cooperation with Wild River Technology means that users can now simulate the behavior of a highspeed channel and then easily check the simulated results against real measured data. This will not only give users more confidence in their results but also help them to avoid some of the common measurement or simulation mistakes that can slow down the development process.”

si-pi-emi-challenges-looking-ahead-through-2023-keynote-presentation-with-al-nevesTuesday, January 30 | 12:00 p.m.—12:45 p.m. Keynote Overview: Engineers are facing major challenges within signal integrity, power integrity, and electromagnetic interference — which only seem to increase exponentially. At this rate, where will we be five years from now? Get insights from an all-star panel featuring respected industry leaders as they discuss what’s on the horizon and what the future holds for your company, career, and core industry. Moderator: Panelists: Steve Sandler...
webinar-on-1-26-2018-analyze-and-optimize-32-to-56-gbps-serial-link-channels This webcast introduces a forensic channel analysis approach that implements both measurement hardware and EDA tools with contemporary SERDES internal tools (e.g., internal eye scan) for the purpose of optimizing the BER for highly pathological channels (i.e. identifying the major contributors to signal degradation in the link). State-of-the-art pulse response analysis such as this, provides valuable insight into the behavior of the channel and the effective use of CTLE, FFE, and DFE equalization...
cst-and-wild-river-technology-cooperate-to-demonstrate-measurement-simulation-correlationSanta Clara, CA, USA, January 21, 2016: CST – Computer Simulation Technology (CST) and Wild River Technology (WRT) present first results of their cooperation, aimed to demonstrate the correlation of simulation and measurement for high speed digital design at DesignCon 2016, Booth # 627.New technologies such as DDR 4 and in particular SerDes are pushing electronics to higher speeds.This has increased the need for 3D electromagnetic field simulation in the design process to identify and help avoid...
ber-and-com-way-of-channel-compliance-evaluation-what-are-the-sources-of-differences-presentation-at-edi-con-2016  Since the IEEE 802.3bj 100 Gb/s Backplane Ethernet standard has been officially approved, Channel Operating Margin (COM) will likely become an important quality-evaluation method for SERDES links. Although COM was preceded by a long history of eye/BER evaluation techniques, those methods have never been officially standardized. Different tools used their own smart approaches to find a channel characterization response, to select the optimal sampling location and properly center the eye or...
designcon-award-winning-paper-by-mentor-graphics-and-wild-river-technology This paper, "BER- and COM-Way of Channel-Compliance Evaluation: What Are the Sources of Differences?" won the DesignCon 2016 Best Paper Award. It analyzes the computational procedure specified for Channel Operation Margin (COM) and compares it to traditional statistical eye/BER analysis.  The  paper was written by Vladimir Dmitriev-Zdorov, Chuck Ferry, and Christian Filip of Mentor Graphics, and Alfred P. Neves of Wild River Technology. To read this paper, click here.
anritsu-teams-with-wild-river-technology-to-develop-signal-integrity-test-solutionsAnritsu Co., as part of its commitment to develop innovative test solutions to meet the needs of signal integrity engineers, announces a working cooperation with Wild River Technology. The two companies are collaborating to provide test solutions that meet the rigorous test requirements associated with high-speed serial data interconnects, SERDES testing, cables, and backplanes used in Next Generation Networks (NGNs).As part of the cooperation, Anritsu has introduced the Wild River Technology CMP-28...
vitesse-semiconductor-lecroy-corporation-and-wild-river-technology-to-present-at-designcon-2012 Vitesse Semiconductor, LeCroy Corporation and Wild River Technology to Present at DesignCon 2012 Signal Integrity Design and Backplane Characterization Experts to Address Integration of Cross Talk Pathology into Serial Link Analysis CAMARILLO, Calif.--(BUSINESS WIRE)--Vitesse Semiconductor Corporation (NASDAQ: VTSS), LeCroy Corporation and Wild River Technology will present a jointly prepared paper titled “A Robust method for Addressing 12Gbpsec Interoperability for High-Loss and...
­